Formal specifications written in SystemVerilog that verify hardware designs behave correctly during simulation or formal verification.